

Si5332 Automotive Grade Data Sheet

AEC-Q100 Qualified, 6/8-Output, Any-Frequency Clock Generator

Based on Silicon Labs' proprietary MultiSynth[™] flexible frequency synthesis technology, the automotive grade Si5332 generates any combination of output frequencies with excellent jitter performance (190 fs rms). The device's highly flexible architecture enables a single device to generate a wide range of integer and non-integer related frequencies on up to 8 differential clock outputs with 0 ppm frequency synthesis error. The device offers multiple banks of outputs that can each be tied to independent voltages, enabling usage in mixed-supply applications. Further, the signal format of each clock output is user-configurable. Given its frequency, format, and supply voltage flexibility, the Si5332 is ideally suited to replace multiple clock ICs and oscillators with a single device.

The Si5332 is quickly and easily configured using ClockBuilder Pro[™] software. Clock-Builder Pro assigns a custom part number for each unique configuration. Devices ordered with custom part numbers are factory-programmed free of charge, making it easy to get a custom clock uniquely tailored for each application. Using the Si5332's I²C interface, the device may be user-configured at power-up, or internal configuration NVM programmed with new configuration using the ClockBuilder Pro Field Programmer.

Applications:

- Infotainment
- · ADAS ECU

- Radar Sensors
- LiDar Sensors

KEY FEATURES

- Any-Frequency 6/8-output programmable clock generators
- AEC-Q100 qualified
- AEC-Q006 qualified
- Automotive Grade 2: -40 to +105 °C
- Offered in three different package sizes, supporting different combinations of output clocks and user configurable hardware input pins
- 32-pin QFN, up to 6 outputs
- 40-pin QFN, up to 8 outputs
- MultiSynth technology enables anyfrequency synthesis on any output up to 250 MHz
- Highly configurable output path featuring a cross point mux
 - Up to three independent fractional synthesis output paths
 - · Up to five independent integer dividers
- Input frequency range:
 - · External crystal: 16 to 50 MHz
 - Differential clock: 10 to 250 MHz
 - · LVCMOS clock: 10 to 170 MHz
- Output frequency range:
 - · Differential: 5 to 333.33 MHz
 - · LVCMOS: 5 to 170 MHz
- PCIe Gen 1/2/3/4/5 compliant
- User-configurable clock output signal format per output: LVDS, LVPECL, HCSL, LVCMOS
- Multi-profile configuration support
- · Down and center spread spectrum
- RoHS-6 compliant
- Si5332-AM1/2/3 Family Reference Manual

Table of Contents

| 1. | Features List | 4 |
|----|--|------------|
| 2. | Ordering Guide | 5 |
| 3. | Functional Description. | 6 |
| | 3.1 Functional Block Diagrams | . 7 |
| | 3.2 Modes of Operation | |
| | 3.2.1 Initialization | |
| | 3.3 Frequency Configuration | |
| | 3.4 Inputs | 9 9 |
| | 3.5 Outputs | .10 .11 |
| | 3.5.3 LVCMOS Output Terminations | .15 .15 |
| | 3.5.7 Differential Output Configurable Skew Settings. 3.5.8 Synchronous Output Disable Feature 3.6 Spread Spectrum | .15 .15 |
| | 3.7 Universal Hardware Pins | |
| | 3.8 Custom Factory Pre-programmed Parts | .18 |
| | 3.9 I ² C Serial Interface | .18 |
| | 3.10 In-Circuit Programming. | .18 |
| | 3.11 Minimizing Power Consumption | .18 |
| 4. | Register Map | 19 |
| 5. | Electrical Specifications | 20 |
| 6. | Pin Descriptions | 33 |
| | 6.1 Pin Descriptions (40-QFN) | |
| 7. | Package Outline | |
| | 7.1 Si5332 6x6mm 40-QFN Package Diagram 7.2 Si5332 5x5mm 32-QFN Package Diagram | |
| 8. | PCB Land Pattern | 46 |
| | 8.1 6x6mm 40-QFN Land Pattern | .46 |
| | 8.2 5x5mm 32-QFN Land Pattern | .48 |

| 9. | Top Marking..... | • | • | • | • | • | • | • | • | • | • | | • | • | - | • | • | | • | • | | | • | ļ | 50 |
|-----|----------------------|---|---|---|---|---|---|---|---|---|---|------|---|---|---|---|---|---|---|---|---|---|---|-----|----|
| 10. | Document Change List | | | | | | | | | | | | • | | • | • | • | • | • | • | • | • | | . (| 51 |

1. Features List

- Any-Frequency 6/8-output programmable clock generators
- Offered in three different package sizes, supporting different combinations of output clocks and user configurable hardware input pins
 - 32-pin QFN, up to 6 outputs
 - 40-pin QFN, up to 8 outputs
- MultiSynth[™] technology enables any-frequency synthesis on any output up to 250 MHz
- Integer output frequencies up to 333.33 MHz
- Highly configurable output path featuring a cross point mux
 - Two independent fractional synthesis output paths
 - Up to five independent integer dividers
- Input frequency range:
 - External crystal: 16 to 50 MHz
 - Differential clock: 10 to 250 MHz
 - LVCMOS clock: 10 to 170 MHz
- Output frequency range:
 - · Differential: 5 to 333.33 MHz
 - LVCMOS: 5 to 170 MHz


- User-configurable clock output signal format per output: LVDS, LVPECL, HCSL, LVCMOS
- · 190 fs RMS phase jitter
- PCIe Gen1/2/3/4/5, common clocks, and SRIS compliant
- 1.8 V, 2.5 V, 3.3 V core VDD
- Adjustable output-output delay
- Multi-profile configuration support:
 - Store up to 16 input/output configurations in the same custom part number
- · Independent glitchless on-the-fly output frequency changes
- Very low power consumption
- Independent output supply pins for each bank of outputs:
 - 1.8 V, 2.5 V, or 3.3 V differential
 - 1.5 V, 1.8 V, 2.5 V, 3.3 V LVCMOS
- Programmable spread spectrum
 - Down and center spread from 0.1% to 2.5% in 0.01% steps at 30 to 33 kHz
- · Integrated power supply filtering
- Serial interface: I²C
- ClockBuilder Pro software utility simplifies device configuration and assigns custom part numbers
- AEC-Q100 qualified
- AEC-Q006 qualified
- Automotive grade 2 temperature range: -40 to +105 °C
- · RoHS-6 compliant

2. Ordering Guide

Si5332D

In-system programmable devices

Integer mode only



Pre-programmed devices using a ClockBuilder Pro configuration file

5MHz - 200MHz




Figure 2.1. Orderable Part Number Guide

5MHz - 200MHz

Si5332D

Integer mode only

3. Functional Description

The Si5332 is an automotive grade 2 high-performance, low-jitter clock generator capable of synthesizing up to eight user-programmable clock frequencies up to 333.33 MHz. The device supports free-run operation using an external crystal or it can lock to an external clock signal. The output drivers support up to eight differential clocks or sixteen LVCMOS clocks, or a combination of both. The output drivers are configurable to support common signal formats, such as LVPECL, LVDS, HCSL, and LVCMOS. VDDO pins are provided for versatility, which can be set to 3.3 V, 2.5 V, 1.8 V or 1.5 V (CMOS only) to power the multi-format output drivers. The core voltage supply (VDD) accepts 3.3 V, 2.5 V, or 1.8 V and is independent from the output supplies (VDDOxs). Using its two-stage synthesis architecture and patented high-resolution low-jitter MultiSynth technology, the Si5332 can generate an entire clock tree from a single device.

The Si5332 combines a wideband PLL with next generation MultiSynth technology to offer the industry's highest output count high performance programmable clock generator with attainable jitter performance below 200 fs RMS. The PLL locks to either an external 16-50 MHz crystal or to an external clock (CLKIN_2/CLKIN_2# or CLKIN_3/CLKIN_3#) for generating synchronous clocks. In free-run mode, the oscillator frequency is multiplied by the PLL and then divided down either by an integer divider or MultiSynth for fractional synthesis.

The Si5332 features user-defined universal hardware pins which can be configured in the ClockBuilder Pro software utility. Universal hardware pins can be used for input functions such as OE, spread spectrum enable, input clock selection, output frequency selection, or I²C address select, or RESET. Users can also assign a universal hardware pin as an LOS output.

The device provides the option of storing a user-defined clock configuration in its non-volatile memory (NVM), which becomes the default clock configuration at power-up. To enable in-system programming, a power up mode is available through OTP, which powers up the chip in an OTP defined default mode but with no outputs enabled. This allows a host processor to first write a user defined subset of the registers and then restart the power-up sequence to activate the newly programmed configuration without re-downloading the OTP.




Figure 3.1. Block Diagram for 8-Output Si5332 in 40-QFN

The Si5332-AM2 40-QFN features:

- · Up to eight differential clock outputs, with six VDDO pins.
- · Seven user-configurable HW input pins, defined using ClockBuilder Pro.




Figure 3.2. Block Diagram for 6-Output Si5332 in 32-QFN

The Si5332-AM1 32-QFN features:

- · Up to six differential clock outputs with individual VDDO.
- · Five user-configurable HW input pins, defined using ClockBuilder Pro.

3.2 Modes of Operation

The Si5332 supports both free-run and synchronous modes of operation. The default mode selection is set in ClockBuilder Pro. Alternatively, two universal hardware input pins can be defined as CLKIN_SEL[1:0] to select between a crystal or clock input. There is also the option to select the input source via the serial interface by writing to the input select register.

3.2.1 Initialization

When power is applied, the device begins an initialization period where it downloads default register values and configuration data from NVM and performs other initialization tasks. Communicating with the device through the serial interface is possible once this initialization period is complete. The clock outputs will be squelched until the device initialization is done.

3.3 Frequency Configuration

The phase-locked loop is fully integrated and does not require external loop filter components. Its function is to phase lock to the selected input and provide a common synchronous reference to the high-performance MultiSynth fractional or integer dividers.

A cross point mux connects any of the MultiSynth divided frequencies or INT divided frequencies to individual output drivers or banks of output drivers. Additional output integer dividers provide further frequency division by an even integer from 1 to 63. The frequency configuration of the device is programmed by setting the input dividers (P), the PLL feedback fractional divider (Mn/Md), the MultiSynth fractional dividers (Nn/Nd), and the output integer dividers (R). Silicon Labs' Clockbuilder Pro configuration utility determines the optimum divider values for any desired input and output frequency plan

3.4 Inputs

The Si5332 requires an external 16–50 MHz crystal at its XIN/XOUT pins to operate in free-run mode, or an external input clock (CLKIN_2/CLKIN_2# or CLKIN_3/CLKIN_3#) for synchronous operation. An external crystal is not required in synchronous mode.

3.4.1 External Reference Input (XA/XB)

An external crystal (XTAL) is used in combination with the internal oscillator (OSC) on Si5332A/B/C/D to produce a low jitter reference for the PLL when operating in the free-run mode. The Si5332-AM1/2/3 Family Reference Manual provides additional information on PCB layout recommendations for the crystal to ensure optimum jitter performance. Refer to Table 5.4 External Crystal Input Specification on page 23 for crystal specifications.

For free-running operation, the internal oscillator can operate from a low-frequency fundamental mode crystal (XTAL) with a resonant frequency of 16 to 50 MHz. A crystal can easily be connected to pins XA and XB without external components, as shown in the figure below. Internal loading capacitance (CL) values from 2.5 pf to 21.5 pf can be selected via register settings. Alternatively, an external CL can be used along with the internal CL.




Figure 3.3. External Reference Input (XA/XB)

3.4.2 Input Clocks

An input clock is available to synchronize the PLL when operating in synchronous mode. This input can be configured as LVPECL, LVDS or HCSL differential, or LVCMOS. The recommended input termination schemes are shown in the Si5332-AM1/2/3 Family Reference Manual. Differential signals must be AC coupled. Unused inputs can be disabled by register configuration.

3.4.3 Input Selection

The active clock input is selected by register control, or by defining two universal input pins as CLKIN_SEL[1:0] in ClockBuilder Pro. A register bit determines input selection as pin or register selectable. If there is no clock signal on the selected input at power-up, the device will not generate output clocks.

In a typical application, the Si5332 reference input is configured immediately after power-up and initialization. If the device is switched to another input more than ±1000 ppm offset from the initial input, the device must be recalibrated manually to the new frequency, temporarily turning off the clock outputs. After the VCO is recalibrated, the device will resume producing clock outputs. If the selected inputs are within ±1000 ppm, any phase error difference will propagate through the device at a rate determined by the PLL bandwidth. Hitless switching and phase build-out are not supported by the Si5332.

3.5 Outputs

The Si5332 supports up to 12 differential output drivers. Each output can be independently configured as a differential pair or as dual LVCMOS outputs. The 8-output and 12-output devices feature banks of outputs, with each bank sharing a common VDDO.

Table 3.1. Clock Outputs

| Device/Package | Maximum Outputs |
|---------------------|---------------------------|
| Si5332-AM1 (32-QFN) | 6 Differential, 12 LVCMOS |
| Si5332-AM2 (40-QFN) | 8 Differential, 16 LVCMOS |

The output stage is different for each of the three versions of Si5332.

- The 6-output device features individual VDDO pins for each clock output. Each clock output can be sourced from MultiSynth0, Multi-Synth1, the input reference clock, or one of the five INT dividers through the cross point mux.
- The 8-output device includes four clock outputs with dedicated VDDO pins, each of which can be sourced from MultiSynth0, Multi-Synth1, the input reference clock, or one of the five INT dividers through the cross point mux. The remaining four clock outputs are divided into Bank A and Bank B. Each Bank of outputs can be sourced from MultiSynth0, MultiSynth1, the input reference clock, or one of the five INT dividers through the cross point mux. The outputs within each of the two Banks share a common VDDO pin.

Utilizing the reference clock enables a fan-out buffer function from an input clock source to any bank of outputs.

Individual integer output dividers (R) allow the generation of additional synchronous frequencies. These integer dividers are configurable as divide by 1 (default) through 63.


3.5.1 Output Signal Format

The differential output swing and common mode voltage are compatible with a wide variety of signal formats including HCSL, LVDS and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS drivers, enabling the device to support both differential and single-ended clock outputs. Output formats can be defined in ClockBuilder Pro or via the serial interface.

3.5.2 Differential Output Terminations

LVDS Driver Termination

For a general LVDS interface, the recommended value for the differential termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z0) of the transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. To avoid any transmission-line reflection issues, surface mount the components and place them as close to the receiver as possible. The standard LVDS termination schematic as shown in Figure 3.4 Standard LVDS Termination on page 11 can be used with either type of output structure. Figure 3.5 Optional LVDS Termination on page 11, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 0.01 to 0.1 μ F. If using a non-standard termination, please contact Silicon Labs to confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.






Figure 3.5. Optional LVDS Termination

Termination for 3.3 V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50 Ω transmission lines. Use matched impedance techniques to maximize operating frequency and minimize signal distortion. Figure 3.6 3.3 V LVPECL Output Termination, Option 1 on page 12 and Figure 3.7 3.3 V LVPECL Output Termination, Option 2 on page 12 show two different layouts. Other suitable clock layouts may exist, but it is recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3.6. 3.3 V LVPECL Output Termination, Option 1




Figure 3.7. 3.3 V LVPECL Output Termination, Option 2

Termination for 2.5 V LVPECL Outputs

Figure 3.8 2.5 V LVPECL Termination Example, Option 1 on page 13 and Figure 3.9 2.5 V LVPECL Termination Example, Option 2 on page 13 show examples of termination for the 2.5 V LVPECL driver option. These terminations are equivalent to terminating 50 Ω to VDDO – 2 V. For VDDO = 2.5 V, the VDDO – 2 V is very close to ground level. The R3 in Figure 3.9 2.5 V LVPECL Termination Example, Option 2 on page 13 can be optionally eliminated using the termination shown in Figure 3.8 2.5 V LVPECL Termination Example, Option 1 on page 13.




Figure 3.8. 2.5 V LVPECL Termination Example, Option 1




Figure 3.9. 2.5 V LVPECL Termination Example, Option 2

Termination for HCSL Outputs

The Si5332 HCSL driver option integrates termination resistors to simplify interfacing to an HCSL receiver. The HCSL driver supports both 100 Ω and 85 Ω transmission line options. This configuration option may be specified using ClockBuilder Pro or via the device I²C interface.




Figure 3.11. HCSL External Termination Mode

3.5.3 LVCMOS Output Terminations

LVCMOS outputs can be dc-coupled, as shown in the figure below.




Figure 3.12. LVCMOS Output Termination Example, Option 1




Figure 3.13. LVCMOS Output Termination Example, Option 2

3.5.4 LVCMOS Output Signal Swing

The signal swing (V_{OL}/V_{OH}) of the LVCMOS output drivers is set by the voltage on the VDDO pin for the respective bank.

3.5.5 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output it generates a clock signal on both pins (OUTx and OUTxb). By default, the clock on the OUTxb pin is generated in phase with the clock on the OUTx pin. The polarity of these clocks is configurable enabling complimentary clock generation and/or inverted polarity with respect to other output drivers.

3.5.6 Output Enable/Disable

The universal hardware input pins can be programmed to operate as output enable (OEb), controlling one or more outputs. Pin assignment is done using ClockBuilder Pro. An output enable pin provides a convenient method of disabling or enabling the output drivers. When the output enable pin is held high all designated outputs will be disabled. When held low, the designated outputs will be enabled. Outputs in the enabled state can be individually disabled through register control.

3.5.7 Differential Output Configurable Skew Settings

Skew on the differential outputs can be independently configured. The skew is adjustable in 35 ps steps across a range of 245 ps.

3.5.8 Synchronous Output Disable Feature

Output clocks are always enabled and disabled synchronously. The output will wait until a clock period has completed before the driver is disabled. This prevents unwanted runt pulses from occurring when disabling an output.

3.6 Spread Spectrum

To help reduce electromagnetic interference (EMI), the Si5332 supports spread spectrum modulation. The output clock frequencies can be modulated to spread energy across a broader range of frequencies, lowering system EMI. The Si5332 implements spread spectrum using its patented MultiSynth technology to achieve previously unattainable precision in both modulation rate and spreading magnitude. Spread spectrum can be enabled through I²C, or by configuring one of the universal hardware input pins using ClockBuilder Pro.

The Si5332 features both center and down spread spectrum modulation capability, from 0.1% to 2.5%. Each MultiSynth is capable of generating an independent spread spectrum clock. The feature is enabled using a user-defined universal hardware input pin or via the device I²C interface. Spread spectrum can only be applied to output clock derived from a MultiSynth fractional divider, up to 250 MHz. Since the spread spectrum clock generation is performed in the MultiSynth fractional dividers, the spread spectrum waveform is highly consistent across process, voltage and temperature. The Si5332 features two independent MultiSynth dividers, enabling the device to provide two independent spread profiles simultaneously to the clock output banks.

Spread spectrum is commonly used for 100 MHz PCI Express clock outputs. To comply with the spread spectrum specifications for PCI Express, set the spreading frequency to a maximum of 33 kHz and –0.5% down spread. A universal hardware input pin can be configured to toggle spread spectrum on/off.

3.7 Universal Hardware Pins

Universal hardware pins are user-configurable control pins that can have one or more of the functions listed below assigned to them using ClockBuilder Pro.

Universal hardware pins can be utilized for the following functions:

| Description | Function |
|---------------------------------|---|
| SSEN_EN0 | Spread spectrum enable on MultiSynth0 (N0). |
| SSEN_EN1 | Spread spectrum enable on MultiSynth0 (N1). |
| FS_INTx | Used to switch an integer output divider frequency from frequency A to frequency B. |
| FS_MSx | Used to switch a MultiSynth output divider output from frequency and/or change spread spectrum profile. |
| OE | Output enable for one or more outputs. |
| I ² C address select | Sets the LSB of the I ² C address to either 0 or 1. |
| CLKIN_SEL[1:0] | Selects between crystal or clock inputs. |
| LOS | Detects if reference input frequency drops below 10 MHz. |
| Multi-Profile | Consolidates multiple configuration files into a single device. |

Table 3.2. Universal Hardware Pins

Spread Spectrum Enable Pins (SSEN[1:0])

SSEN_EN[1:0] pins are active pins that enable/disable spread spectrum on all outputs that correspond to MutliSynth0 or MultiSynth1, respectively. The change in frequency or spread spectrum will be instantaneous and may not be glitch free.

Table 3.3. SSEN_EN Pin Selection Table

| SSEN_ENx | |
|----------|---|
| 0 | Spread Spectrum disabled on MultiSynthx |
| 1 | Spread Spectrum enabled on MultiSynthx |

Output Frequency Select Pins

There are five integer dividers, one corresponding to each of the five output banks. Using ClockBuilder Pro, a universal hardware input pin can be assigned for each integer divider, providing capability to select between two different pre-programmed divide values. Divider values of every integer from 8 to 255 are available in ClockBuilder Pro for each integer divider.

Table 3.4. FS_INT Pin Selection Table

| FS_INTX | Output Frequency from INTx |
|---------|---|
| 0 | Frequency A, as defined in ClockBuilder Pro |
| 1 | Frequency B, as defined in ClockBuilder Pro |

Output Enable

A universal hardware input pin can be defined to control output enable of a differential output, a bank of differential outputs, or as a global output enable pin controlling all outputs. Upon de-assertion of an OE pin, the corresponding output will be disabled within 2-6 clock cycles. Asserting an OE pin from disable to enable will take <20 µs for the output to have a clean clock.

Output enabled/disabled for LVCMOS are done in pairs. Each differential buffer True and Compliment output can generate an LVCMOS clock and the OE pin associated with the True and Compliment output buffer will control the respective LVCMOS pair.

For example: If DIFF0 is configured to be SE1 and DIFF0# is configured to be SE2 and OE1 is the associated OE pin, de-asserting the OE1 pin will disable both SE1 and SE2 outputs. The disable and enable of the outputs to a known state is glitch free.

I²C Address Pin

This pin sets the LSB of the 7-bit I^2C address. For example, if the I^2C address is 6Ah, setting this pin high will set the I^2C address to 6Bh.

CLKIN_SEL[0:1] Pins

These pins are used to set the input source clock between the input clock channels (Crystal, CLKIN_2/CLKIN_2# or CLKIN_3/ CLKIN_3#). Upon switching the input clock source, the output will not be glitch free. It is intended for the user to set this pin to a known state before the system is powered up or have the receiver address any unintended output signals when switching to a different input source clock.

Multi-Profile

Si5332 has the ability to store multiple unique configurations in the same custom part number by enabling multi-profile support in Clock-Builder Pro after selecting the desired Si5332 device. The ClockBuilder Pro wizard guides users to enter the input/output/feature set needed for each individual profile configuration, then compiles them together and assigns the necessary number of universal hardware pins based on the number of profiles entered. The actual number of profiles supported in a particular design is limited by overall design complexity and NVM size. ClockBuilder Pro automatically determines the NVM size required for your multi-profile design and will warn if the maximum limit is exceeded.

LOS (Loss of Signal)

LOS is a feature that can be implemented during configuration file development using ClockBuilder Pro on a customized device. LOS is not available on the generic volatile I²C programmable devices. The LOS indicator is used to check for the presence of an input reference source(crystal or clock). Users can choose either active high or active low logic when the LOS pin is defined. LOS will assert when the reference source frequency drops below the minimum input frequency specifications noted in the Table 5.3 Clock Input Specifications on page 22.

For Active High:

Poll the LOS pin to check for the presence of the currently selected input clock. In the event that a reference source is not present, the associated LOS pin assumes a logic high (LOS = 1) state. When a reference source is present at the associated input clock pin, the LOS pin assumes a logic low (LOS = 0) state.

For Active Low:

Poll the LOS pin to check for the presence of the currently selected input clock. In the event that a reference source is not present, the associated LOS pin assumes a logic low (LOS = 0) state. When a reference source is present at the associated input clock pin, the LOS pin assumes a logic high (LOS = 1) state.

3.8 Custom Factory Pre-programmed Parts

Custom pre-programmed parts can be ordered corresponding to a specific configuration file generated using the ClockBuilder Pro software utility. Silicon Labs writes the configuration file into the device prior to shipping. Use the ClockBuilder Pro custom part number wizard (http://www.silabs.com/clockbuilderpro) to quickly and easily generate a custom part number for your ClockBuilder Pro configuration file. A factory pre-programmed part will generate clocks at power-up.

In less than three minutes, you will be able to generate a custom part number with a detailed data sheet addendum matching your design's configuration. Once you receive the confirmation email with the data sheet addendum, simply place an order with your local Silicon Labs sales representative. Samples of your pre-programmed device will ship within two weeks.

3.9 I²C Serial Interface

The Si5332 is compatible with rev6 of the I²C specification, including Standard, Fast, and Fast+ modes.

Configuration and operation of the Si5332 can be controlled by reading and writing registers using the I^2C . Communication with a 1.8 V, 2.5 V, or 3.3 V host is supported consistent with SDA, SCLK pin usage as described in the device Pin Description tables. See the Si5332-AM1/2/3 Family Reference Manual for details.

3.10 In-Circuit Programming

The Si5332 is in-system configurable using the I²C interface by the following two methods:

- In-ciruit configuration of device registers after power-up. With this method, changes to volatile register memory can be done as required to produce the desired outputs. This does not alter internal NVM; therefore, register memory changes are lost at power-down. Refer to the Si5332-AM1/2/3 Family Reference Manual available on our web site for details.
- In-circuit re-configuration of internal NVM. Writing to internal NVM requires the use of the CBPro Field Programmer (CBPROG-DON-GLE) and CBPro software. See UG286: ClockBuilderPro Field Programmer Kit User's Guide available on our web site for more information. (One important note: The Si5332 core VDDs [VDD_DIG, VDDA, and VDD_XTAL] must be powered by 3.3 V during incircuit NVM programming.)
- VDD core voltages (VDD_DIG, VDDA, VDD_XTAL) must be 3.3 V for in-circuit programming. Using VDD core voltage lower than 3.3 V (i.e., 2.5 V or 1.8 V) will not support reliable in-circuit NVM programming.

3.11 Minimizing Power Consumption

The Si5332 clock generator products are designed to provide a high level of flexibility and programmability, while achieving very low jitter performance. To ensure the 125 °C maximum junction temperature limit (T_{JMAX}) is not exceeded, overall power consumption of the device must be limited to the maximum specifications noted in Table 5.2 DC Characteristics on page 21.

ClockBuilder Pro provides power consumption and T_J estimates to help with power estimation and budgeting as a configuration file is being developed. If the maximum power consumption limit is exceeded, ClockBuilder Pro will provide a warning to the user. Silicon Labs recommends the following guidelines:

To minimize power consumption:

- Use 1.8 V VDD and/or VDDO instead of 2.5 V or 3.3 V whenever possible.
- For differential clock outputs, use LVDS output drivers instead of LVPECL or HCSL.
- · For HCSL clock outputs:
 - Select 100 Ω impedance driver instead of 85 Ω
 - · Select external termination instead of internal termination
- For single-ended clock outputs
 - Use the lowest frequency option available for your design. Lower frequencies consumes lower output driver current.
 - Use the lowest capacitive loading available for your design. Lower capacitive loading consumes lower output driver current.
 - When two outputs of the same frequency are needed, select a dual-complementary CMOS output driver instead of two independent single-CMOS output drivers.

Silicon Labs always recommends that users develop a configuration file in ClockBuilder Pro and assign a customized part number. Users who elect to use the "blank" ordering option and program the device in-system must first check the desired configuration in ClockBuilder Pro to ensure the maximum power consumption limits are not exceeded. That is the only way to ensure the maximum power consumption limits are not exceeded, and therefore, meets a 125 °C maximum junction temperature.

4. Register Map

Refer to the Si5332-AM1/2/3 Family Reference Manual for a complete list of register descriptions and settings.

5. Electrical Specifications

Table 5.1. Recommended Operating Conditions

 $(V_{DD} = V_{DDA} = V_{DD})_{DIG} = V_{DD})_{XTAL} = 1.8 V \text{ to } 3.3 V +5\% / -5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|------------------------------|--|----------------|-------------------|-----|------|-------|
| Ambient Temperature | T _A | | -40 | 25 | 105 | °C |
| Junction Temperature | TJ _{MAX} | | _ | | 125 | °C |
| Core Supply Voltage | V _{DDA} , V _{DD_DIG} , V _{DD_xtal} | | 1.71 | _ | 3.46 | V |
| Output Driver Supply Voltage | V _{DDO} | | 1.42 ³ | | 3.46 | V |

Note:

1. All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

2. All core voltages (VDD_DIG, VDDA, VDD_XTAL) must be connected to the same voltage.

3. LVCMOS outputs only.

Table 5.2. DC Characteristics

(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V to 3.3 V +5%/-5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 105 °C)

| Parameter | Symbol | Test Conditi | on | Min | Тур | Max | Units | |
|---------------------------|-------------------|--|--|---|-----|--|-------|----|
| Core Supply Current | I _{DD} | | - 45 70 | | mA | | | |
| Output Buffer Supply Cur- | I _{DDOx} | LVPECL Output ³ @ 1 | 56.25 MHz | _ | 33 | 35 | mA | |
| rent | | HCSL Output ³ @ 1 | _ | 20 | 22 | mA | | |
| | | LVDS Output ³ @ 15 | 45 70 156.25 MHz 33 35 100 MHz 20 22 56.25 MHz 11 13 00 16 19 00 170 MHz 9 11 00 7.5 8.5 | _VDS Output ³ @ 156.25 MHz — 11 13 | | | | mA |
| | | 3.3 V VDD0 LVCMOS ⁴ output @ | | _ | 16 | 19 | mA | |
| | | 2.5 V VDD0 LVCMOS ⁴ output @ | | _ | 9 | 70 35 22 13 19 11 8.5 875 | mA | |
| | | 1.8 VDDO LVCMOS ⁴ output @ | | _ | 7.5 | 8.5 | mA | |
| Total Power Dissipation | Pd | 40-pin | Note 1, 5 | | 320 | 875 | mW | |
| | | 32-pin | Notes 2, 5 | — | 270 | 720 | mW | |


Notes:

1. Si5332 40-pin test configuration: V_{DDD} = V_{DDA} = V_{DD} = 1.8 V, 4 × 2.5 V LVDS outputs enabled @ 156.25 MHz, 2 × 1.8 V HCSL outputs enabled @ 100 MHz, 2x 3.3 V LVCMOS outputs enabled @ 25 MHz. . Excludes power in termination resistors.

2. Si5332 32-pin test configuration: V_{DDD} = V_{DDA} = V_{DDI} = 1.8 V, 2 × 2.5 V LVDS outputs enabled @ 156.25 MHz, 2 × 1.8 V HCSL outputs enabled @ 100 MHz. 2x 3.3 V LVCMOS outputs enabled @ 25 MHz. Excludes power in termination resistors.

3. Differential outputs terminated into a 100 Ω load.

4. LVCMOS outputs measured into a 5 inch 50 Ω PCB trace with 4 pF load.



- 5. ClockBuilderPro includes a power consumption indicator. Users should always enter the desired configuration into ClockBuilder-Pro to ensure the maximum power dissipation limits are not exceeded.
- 6. If configurations exceed the Max Total Power Dissipation specifications, the maximum ambient temperature limit of 105 °C and maximum junction temperature limits of 125 °C are void.

Table 5.3. Clock Input Specifications

(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V to 3.3 V +5%/-5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 105 °C)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|----------------------------------|-----------------------------------|---|-----------------------|------|-----------------------|----------------------|
| Input Clock (AC-coupled Differen | tial Input Clock | on CLKIN_2/CLKIN_2# or CL | KIN_3/CLKIN_ | _3#) | | |
| Frequency | F _{IN} | Differential | 10 | _ | 250 | MHz |
| Voltage Swing | V _{PP_DIFF} ³ | Differential AC-coupled < 333.33 MHz | 0.5 | _ | 1.8 | V _{PP_diff} |
| Slew Rate | SR/SF | 20-80% | 0.75 | _ | _ | V/ns |
| Duty Cycle | DC | | 40 | _ | 60 | % |
| Input Impedance | R _{IN} | | 10 | _ | _ | kΩ |
| Input Capacitance | C _{IN} | | 2 | 3.5 | 6 | pF |
| Input Clock (AC-coupled LVCMO | S Input Clock o | n CLKIN_2 or CLKIN_3) | | | | I |
| Frequency | F _{IN} | | 10 | _ | 170 | MHz |
| Input High Voltage | V _{IH} | | 0.8 × V _{DD} | _ | _ | V |
| Input Low Voltage | VIL | | _ | | $0.2 \times V_{DD}$ | V |
| Slew Rate ^{1,2} | SR/SF | 20-80% | 0.75 | | _ | V/ns |
| Duty Cycle | DC | | 40 | _ | 60 | % |
| Input Capacitance | C _{IN} | | 2 | 3.5 | 6 | pF |
| Input Clock (AC-coupled Input Cl | ock on CLKIN1) |) | | | | |
| Frequency | F _{IN} | | 10 | | 170 | MHz |
| Voltage Swing | | | | | 1 | V _{PP} |
| Input Low Voltage | VIL | | _ | | 0.2 x V _{DD} | V |
| Slew Rate ^{1, 2} | SR/SF | 20-80% | 0.75 | _ | _ | V/ns |
| Duty Cycle | DC | | 40 | _ | 60 | % |
| Input Capacitance | C _{IN} | | 2 | 3.5 | 6 | pF |

Notes:

1. Imposed for jitter performance.

2. Rise and fall times can be estimated using the following simplified equation: $tr/tf_{80-20} = ((0.8 - 0.2) * V_{IN_Vpp_se}) / SR$.

3. V_{PP_DIFF} = 2 x V_{PP_SINGLE-ENDED}

Table 5.4. External Crystal Input Specification

(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V to 3.3 V +5%/-5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 105 °C)

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|--------------------------------|-------------------|--|------|-------|-----|-------|
| Crystal Frequency | F _{xtal} | | | 16-50 | | MHz |
| Load Capacitance | CL | 16 - 30 MHz | 6 | 12 | 20 | pF |
| | | 31 - 50 MHz | | | 10 | pF |
| Shunt Capacitance | C _O | 16 - 30 MHz | _ | _ | 7 | pF |
| | | 31 - 50 MHz | _ | _ | 2 | pF |
| ESR | | 16 - 30 MHz | _ | _ | 50 | Ω |
| | | 31 - 50 MHz | | | 50 | Ω |
| Max Crystal Drive Level | dL | | _ | _ | 250 | μW |
| Input Capacitance ¹ | C _{IN} | Internal cap disabled | _ | 2.5 | _ | pF |
| | | Internal cap enabled (per pad) ² | 5 | - | 43 | pF |
| Input Voltage | V _{XIN} | | -0.3 | _ | 1.3 | V |

Notes:

1. Internal capacitance on the xtal input pads is programmable or can be disabled. Refer to section 3.4.1 External Reference Input (XA/XB) for more detailed information.

2. Refer to Si5332-AM1/2/3 Family Reference Manual for more information.

Table 5.5. Control Pins

 $(V_{DD} = V_{DDA} = V_{DD DIG} = V_{DD XTAL} = 1.8 V \text{ to } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Units |
|------------------------------------|-----------------|----------------|------------------------|-----|------------------------|-------|
| Si5332 Control Input Pins (Inputx) | , | | 1 | | | |
| Input Voltage | V _{IL} | | -0.1 | — | 0.3 × VDD ¹ | V |
| | V _{IH} | | 0.7 × VDD ¹ | — | 1.1 × V _{DD} | V |
| Input Capacitance | C _{IN} | | _ | — | 4 | pF |
| Pull-up/down Resistance | R _{IN} | | _ | 50 | _ | kΩ |
| Note: | | 1 | | | | |

1. V_{DD} indicates all core voltages V_{DD_DIG} , V_{DDA} , and V_{DD_XTAL} which are required to all be using same nominal voltage.

Table 5.6. Differential Clock Output Specifications

 $(V_{DD} = V_{DDA} = V_{DD_{DIG}} = V_{DD_{XTAL}} = 1.8 \text{ V to } 3.3 \text{ V } +5\% -5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, \text{ T}_{A} = -40 \text{ to } 105 \text{ }^{\circ}\text{C})$

| Parameter | Symbol | Test Con | dition | Min | Тур | Мах | Units |
|----------------------|--------------------------------|------------------|----------------|------------------------|----------|------------------------|-----------------|
| Output Frequency | f _{OUT} | Integer synthe | esis mode | 5 | _ | 333.33 ²⁰ | MHz |
| | | Fractional synt | hesis mode | 5 | _ | 250 | MHz |
| Duty Cycle | DC | | | 48 | _ | 52 | % |
| Output-Output Skew | Т _{SK} | Within the sa | ime bank | _ | _ | 30 | ps |
| | | Across b | anks | _ | _ | 80 | ps |
| Output Voltage Swing | V _{SEPP} | LVPECL | | 0.6 | 0.75 | 0.85 | V _{PP} |
| | | LVDS | 1.8/2.5/3.3 V | 0.3 | 0.375 | 0.45 | V _{PP} |
| | | HCSL | | 0.7 | 0.8 | 0.9 | V _{PP} |
| Common Mode Voltage | V _{CM} | LVPECL | | _ | VDDO-1.4 | _ | V |
| | | LVDS | 2.5/3.3 V | 1.125 | 1.2 | 1.275 | V |
| | | LVDS | 1.8 V | 0.75 | 0.8 | 0.85 | V |
| | | HCSL | | 0.35 | 0.4 | 0.45 | V |
| HCSL Edge Rate | Edgr | Notes 12, | 14,18 | 1 | — | 4.5 | V/ns |
| HCSL Delta Tr | D _{tr} | Notes 14, | 17, 18 | _ | _ | 155 | ps |
| HCSL Delta Tf | D _{tf} | Notes 14, | 17, 18 | _ | _ | 155 | ps |
| HCSL Vcross Abs | V _{xa} | Notes 11, 13 | 3, 14, 17 | 250 | | 550 | mV |
| HCSL Delta Vcross | D _{vcrs} | Notes 14,17 | | _ | _ | 140 | mV |
| HCSL Vovs | V _{ovs} | Notes 14,17 | | _ | _ | V _{HIGH} +300 | mV |
| HCSL Vuds | V _{uds} | Notes 15, 17 | | _ | _ | V _{LOW} -300 | mV |
| HCSL Vrng | V _{rng} | Notes 14,17 | | V _{HIGH} -200 | _ | V _{LOW} +200 | mV |
| Rise and Fall Times | t _R /t _F | LVDS (fast mode) | 3.3 V or 2.5 V | 150 | 200 | 350 | ps |
| (20% to 80%) | | LVDS (slow mode) | 3.3 V or 2.5 V | 350 | 530 | 620 | ps |
| | | | 1.8 V | 150 | 225 | 350 | ps |
| Rise and Fall Times | t _R /t _F | LVPE | CL | 150 | _ | 320 | ps |
| (20% to 80%) | | HCS | L | _ | _ | 420 | ps |

| | | | | | Electrical Spe | omouto |
|--|--------------------------|--|----------------------|----------------|-------------------|------------|
| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
| Notes: | | | | | | |
| 1. For best jitter performa | ance, keep the midpo | int differential input slew rate f | aster than 0.3 V/r | IS. | | |
| 2. Not in PLL bypass mod | de. | | | | | |
| 3. For best jitter performa | ance, keep the midpo | int input single ended slew rat | e faster than 1 V/i | ns. | | |
| 4. On chip termination re- | sistance can be prog | rammed on (100 Ω) or off (hig | h impedance). | | | |
| 5. Not including R divider | | | | | | |
| 6. Input capacitance on c load capacitance. | rystal pins targets 23 | 3 pf each plus 1 pf external trac | ce capacitance to | provide 12 p | f series equivale | ent crysta |
| 7. Measured at crossing | point where the insta | ntaneous voltage value of the | rising edge of CL | K equals the | falling edge of C | CLK#. |
| mV on the differential v | waveform . Scope is | on a component test board. Th set to average because the sc sing clock and Falling Clock#. | ope sample clock | is making m | ost of the dynan | nic wig- |
| 9. This measurement refe | ers to the total variati | on from the lowest crossing po | pint to the highest, | , regardless o | of which edge is | crossing |
| 10. Test configuration is R | s = 33.2 Ω, Rp = 49.9 | 9, 2 pF. | | | | |
| 11. Vcross(rel) Min and Ma 0.5 (0.700 – Vhavg). | ax are derived using | the following, Vcross(rel) Min = | = 0.250 + 0.5 (Vha | avg - 0.700), | Vcross(rel) Max | x = 0.550 |
| 12. Measurement taken fro | om Single Ended wav | veform. | | | | |
| 13. Measurement taken fro | om differential wavefe | orm VLow Math function. | | | | |
| 14. Overshoot is defined a | s the absolute value | of the maximum voltage. | | | | |
| 15. Undershoot is defined | as the absolute value | e of the minimum voltage. | | | | |
| 16. The crossing point mut | st meet the absolute | and relative crossing point spe | ecifications simulta | aneously. | | |
| 17. ΔVcross is defined as allowed variance in Vc | | all crossing voltages of Rising ar system. | CLOCK and Fallir | ng CLOCK#. | This is the maxi | mum |
| 18. Measured with oscillos | cope, averaging off, | using min max statistics. Varia | ation is the delta b | etween min a | and max. | |
| OUTx Vcr OUTx Vcr | | _se Vcm | Vpp_diff = 2*Vpp_s | 5e | | |
| 19. LVDS swing levels for 20. Max frequency is 333 | | nes. | | | | |

Table 5.7. LVCMOS Clock Output Specifications

 $(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V \text{ to } 3.3 V +5\% /-5\%, V_{DDO} = 1.5 V \pm 5\%, 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Мах | Units |
|-----------------------------------|--------------------------------|--|----------|------|--------|-------|
| Frequency | fout | 1.8-3.3 V CMOS | 5 | _ | 170 | MHz |
| | | 1.5 V CMOS | 5 | — | 133.33 | MHz |
| Rise/Fall Time, 3.3 V (20-80%) | t _R /t _F | 50 Ω impedance, 5" trace, CL = 4 pf | - | 0.5 | 0.8 | ns |
| Rise/Fall Time, 2.5 V (20-80%) | t _R /t _F | 50 Ω impedance, 5" trace CL = 4 pf | _ | 0.6 | 0.95 | ns |
| Rise/Fall Time, 1.8 V (20-80%) | t _R /t _F | 50 Ω impedance, 5" trace CL = 4 pf | — | 0.75 | 1.3 | ns |
| Rise/Fall Time, 1.5 V (20-80%) | t _R /t _F | 50 Ω impedance, 5" trace CL = 4 pf | — | 0.9 | 1.3 | ns |
| CMOS Output Resistance | | 3.3 V | _ | 46 | _ | Ω |
| (Single Strength) | | 2.5 V | _ | 48 | _ | Ω |
| | | 1.8 V | _ | 53 | _ | Ω |
| | | 1.5 V | _ | 58 | — | Ω |
| CMOS Output Resistance | | 3.3 V | _ | 23 | _ | Ω |
| (Double Strength) | | 2.5 V | _ | 24 | _ | Ω |
| | | 1.8 V | _ | 27 | _ | Ω |
| | | 1.5 V | _ | 29 | _ | Ω |
| CMOS Output Voltage | V _{OH} | -4 mA load | VDDO-0.3 | _ | _ | V |
| | V _{OL} | 4 mA load | _ | _ | 0.3 | V |
| Duty Cycle | DC | XO and PLL mode | 45 | _ | 55 | % |

Table 5.8. Performance Characteristics

 $(V_{DD} = V_{DDA} = V_{DD_{DIG}} = V_{DD_{XTAL}} = 1.8 V \text{ to } 3.3 V + 5\% / -5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$

| Parameter | Symbol | Test Condition | Min | Тур | Max | Units |
|---|-------------------|--|-----|------|-----|-------|
| Power Ramp | t _{VDD} | 0 V to V _{DDmin} | 0.1 | — | 10 | ms |
| Initialization Time | tinitialization | Time for I ² C to become operational after core supply exceeds V _{DDmin} | _ | _ | 15 | ms |
| Clock Stabilization from Power-up | tSTABLE | Time for clock outputs to appear after POR | _ | 15 | 25 | ms |
| Input to Output Propagation Delay | t _{PROP} | Buffer mode (PLL Bypass) | _ | 2.5 | 4.1 | ns |
| Spread Spectrum PP Frequency Deviation | SSDEV | MultiSynth Output < 250 MHz | 0.1 | _ | 2.5 | % |
| 0.5% Spread Frequency Deviation | SSDEV | MultiSynth Output < 250 MHz | 0.4 | 0.45 | 0.5 | % |
| Spread Spectrum Modulation Rate | | MultiSynth Output < 250 MHz | 30 | 31.5 | 33 | kHz |

Notes:

1. Outputs at same frequencies and using the same driver format.

2. The maximum step size is only limited by the register lengths; however, the MultiSynth output frequency must be kept between 5 MHz and 250 MHz.

3. Update rate via I²C is also limited by the time it takes to perform a write operation.

4. Default value is ~31.5 kHz.

Table 5.9. Jitter Performance Specifications

 $(V_{DD} = V_{DDA} = V_{DD_{DIG}} = V_{DD_{XTAL}} = 1.8 V \text{ to } 3.3 V + 5\% / -5\%, V_{DDO} = 1.8 V \pm 5\%, 2.5 V \pm 5\%, \text{ or } 3.3 V \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$

| Parameter | Symbol | Test Condition | Тур | Max | Units |
|--|------------------|---|------|-----|----------|
| Jitter Generation, Locked to External 25 MHz Clock | J_{GEN} | INT Mode 12 kHz – 20 MHz ^{1,2} | 210 | 280 | fs RMS |
| CIUCK | | FRAC/DCO Mode 12 kHz – 20 MHz ^{3,5} | | | fs RMS |
| | J _{PER} | Derived from integrated phase noise at a BER of 1e-12 | 3.3 | | ps Pk-Pk |
| _ | J _{CC} | BER OF 12 | 3.1 | | ps Pk |
| - | J _{PER} | N = 10, 000 cycles Integer or Fractional Mode. ^{2,3} Measured in the time domain. Performance is limited by the noise floor of the equipment. | 12 | | ps Pk-Pk |
| | J _{CC} | | 11 | | ps Pk |
| Jitter Generation, Locked to External 25 MHz | J_{GEN} | INT Mode 12 kHz – 20 MHz ^{1,2} | 190 | 240 | fs RMS |
| Crystal | | FRAC/DCO Mode 12 kHz – 20 MHz ^{3,5} | 250 | | fs RMS |
| - | J _{PER} | Derived from integrated phase noise at a | 3.5 | | ps Pk-Pk |
| - | J _{CC} | BER of 1e-12 | 3.1 | | ps Pk |
| - | J _{PER} | N = 10,000 cycles Integer or Fractional | 12 | | ps Pk-Pk |
| - | Jcc | Mode. ^{2,3} Measured in the time domain. Performance is limited by the noise floor of the equipment. | 11 | | ps Pk |
| Power Supply Noise Rejection ⁶ | PSNR | 25 kHz | -100 | | dB |
| | | 50 kHz | -97 | _ | 1 |
| | | 100 kHz | -72 | — | |
| | | 500 kHz | -83 | _ | |
| | | 1 MHz | -91 | | |

Notes:

1. INT jitter generation test conditions f_{OUT} = 156.25 MHz LVPECL.

- 2. Integer mode assumes that the output dividers (Nn/Nd) are configured with an integer value.
- 3. Fractional and DCO modes assume that the output dividers (Nn/Nd) are configured with a fractional value and the feedback divider is integer.
- 4. All jitter data in this table is based upon all output formats being differential. When LVCMOS outputs are used, there is the potential that the output jitter may increase due to the nature of LVCMOS outputs. If your configuration implements any LVCMOS output and any output is required to have jitter less than 3 ps RMS, contact Silicon Labs for support to validate your configuration and ensure the best jitter performance.
- 5. FRAC jitter generation test conditions f_{OUT} = 150 MHz LVPECL.
- 6. Measured at 156.25 MHz carrier frequency. Carrier power of -1.5 dBm. 100 mVpp sine wave noise added and noise spur amplitude measured.

| Parameter | Test Condition | SSC On/Off | Тур | Max | Units |
|--------------------------------|--|------------|-------|-------|--------|
| PCIe Gen 1.1 | Includes PLL BW 1.5–22 MHz, | Off | 11 | 19 | ps RMS |
| | Peaking = 3dB, Td = 10 ns, | On | 22 | 30 | ps RMS |
| | Ftrk=1.5 MHz with BER = 1E-12 2 | | | | |
| PCIe Gen 2.1 | Includes PLL BW 5MHz & 8–16 MHz, | Off | 0.02 | 0.026 | ps RMS |
| | Jitter Peaking = 0.01-1 dB & 3 dB, | On | 0.12 | 0.21 | ps RMS |
| | Td=12ns, Low Band, F < 1.5 MHz | | | | |
| - | Includes PLL BW 5 MHz & 8–16 MHz, | Off | 0.2 | 0.31 | ps RMS |
| | Jitter Peaking = 0.01-1dB & 3dB, | On | 0.8 | 1.3 | ps RMS |
| | Td=12ns, High Band, 1.5 MHz < F < Nyquist ² | | | | |
| PCIe Gen 3.0 Com- mon Clock | Includes PLL BW 2–4 MHz & 5 MHz, Peaking = | Off | 0.06 | 0.1 | ps RMS |
| | 0.01-2dB & 1dB, | On | 0.26 | 0.36 | ps RMS |
| | Td=12 ns, CDR = 10 MHz ^{2, 3} | | | | |
| PCIe Gen3.0 SRIS | Includes PLL BW 4 MHz | On | 0.31 | 0.36 | ps RMS |
| | Peaking = 2dB & 1dB, Td=12 ns | | | | |
| | CDR = 10 MHz ^{2, 3} | | | | |
| PCIe Gen 4.0 Com- | Includes PLL BW 2–4 MHz & 5 MHz, Peaking = | Off | 0.05 | 0.1 | ps RMS |
| mon Clock | 0.01-2dB & 1dB, | On | 0.26 | 0.36 | ps RMS |
| | Td=12 ns, CDR = 10 MHz ^{2, 3} | | | | |
| PCIe Gen4.0 SRIS | Includes PLL BW 4 MHz | On | 0.31 | 0.36 | ps RMS |
| | Peaking = 2dB & 1dB, Td=12 ns | | | | |
| | CDR = 10 MHz ^{2, 3} | | | | |
| PCIe Gen5.0 Com- | | Off | 0.025 | 0.04 | Ps RMS |
| mon Clock | | On | 0.1 | 0.15 | Ps RMS |
| PCIe Gen5.0 SRIS | | On | 0.08 | 0.1 | Ps RMS |

Table 5.10. PCI-Express Clock Outputs (100 MHz HCSL)

(V_{DD} = V_{DDA} = V_{DD DIG} = V_{DD XTAL} = 1.8 V to 3.3 V +5%/-5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 105 °C)

Notes:

1. All jitter data in this table is based upon all output formats being differential. When LVCMOS outputs are used, there is the potential that the output jitter may increase due to the nature of LVCMOS outputs. If your configuration implements any LVCMOS output and any output is required to have jitter less than 3 ps RMS, contact Silicon Labs for support to validate your configuration and ensure the best jitter performance.

2. All output clocks 100 MHz HCSL format. Jitter data taken from Clock Jitter Tool v.1.3.

3. Excludes oscilloscope sampling noise.

Table 5.11. Fanout Mode Additive Jitter Performance Specifications

(V_{DD} = V_{DDA} = V_{DD_DIG} = V_{DD_XTAL} = 1.8 V to 3.3 V +5%/-5%, V_{DDO} = 1.8 V ±5%, 2.5 V ±5%, or 3.3 V ±5%, T_A = -40 to 105 °C)

| Parameter | Symbol | Test Condition | Тур | Мах | Units |
|--|------------------------|---|-----------------|-----|--------|
| Additive Phase Jitter | | 156.25 MHz, 12 kHz-20 MHz ¹ , LVDS (slow mode) | 130 (LVDS slow) | 170 | fs RMS |
| | | 156.25 MHz, 12kHz-20MHz, LVDS (fast mode) | 120 | 150 | fs RMS |
| | | 156.25 MHz, 12 kHz-20 MHz, LVPECL ¹ | 110 | 140 | fs RMS |
| | | 156.25 MHz, 12 kHz-20 MHz, HCSL ¹ | 120 | 150 | fs RMS |
| PCIe Gen3/4 Addi- tive Phase Jitter | JADD_GEN3 JADD_GEN4 | Includes PLL BW 2– 4 MHz, CDR = 10 MHz | 54 | 69 | fs RMS |
| PCIe Gen5 Additive Phase Jitter | JADD_GEN5 | Includes PLL BW 500 kHz - 1.8 MHz, CDR = 20 MHz | 21 | 27 | fs RMS |

Note:

1. Measured with differential input on CLKIN_2, bypassing the PLL to any output.

2. Silicon Labs PCIe Clock Jitter Tool is used to obtain measurements for additive phase jitter. Additive Phase Jitter = sqrt(output jitter² - input jitter²). Input used is 100 MHz from Si5340.

3. Measurements on 100 MHz output use the template file in the PCIe Clock Jitter Tool.

4. For complete PCIe specifications, visit www.pcisig.com.

5. Input clock slew rate of 3.0 V/ns used for jitter measurements.

| θ _{JA} | Still Air Air Flow 1 m/s Air Flow 2 m/s | 23.1 17.5 | °C/W |
|-----------------|---|--|--|
| - | Air Flow 1 m/s | | °C/W |
| θ _{JC} | | 17.5 | |
| θJC | Air Flow 2 m/s | | |
| θ _{JC} | | 16.5 | |
| | Still Air | 13.4 | |
| θ _{JB} | Still Air | 8.7 | |
| Ψ _{JB} | Still Air | 8.4 | |
| ΨJT | Still Air | 0.3 | |
| I | | | |
| θ _{JA} | Still Air | 28.4 | °C/W |
| | Air Flow 1 m/s | 24 | |
| | Air Flow 2 m/s | 23 | |
| θ _{JC} | Still Air | 15.9 | |
| θ _{JB} | Still Air | 11.5 | |
| ΨJB | Still Air | 11.2 | |
| ΨJT | Still Air | 0.4 | |
| | ΨJT θJA θJC θJB ΨJB | $\begin{array}{c c} \psi_{JT} & Still Air \\ \hline \\ \theta_{JA} & Still Air \\ \hline \\ Air Flow 1 m/s \\ \hline \\ Air Flow 2 m/s \\ \hline \\ \theta_{JC} & Still Air \\ \hline \\ \theta_{JB} & Still Air \\ \hline \\ \psi_{JB} & Still Air \\ \hline \end{array}$ | $\begin{array}{c c c c c c c } \hline \psi_{JT} & Still Air & 0.3 \\ \hline \\ \hline \\ \theta_{JA} & Still Air & 28.4 \\ \hline \\ Air Flow 1 m/s & 24 \\ \hline \\ Air Flow 2 m/s & 23 \\ \hline \\ \theta_{JC} & Still Air & 15.9 \\ \hline \\ \theta_{JB} & Still Air & 11.5 \\ \hline \\ \psi_{JB} & Still Air & 11.2 \\ \hline \end{array}$ |

Table 5.12. Thermal Characteristics

| Parameter | Symbol | Test Condition | Value | Units |
|---|---------------------|----------------|------------------|-------|
| Storage Temperature Range | T _{STG} | | –55 to +150 | °C |
| DC Supply Voltage | V _{DD} | | -0.5 to 3.8 | V |
| | V _{DDA} | | -0.5 to 3.8 | V |
| | VDD _{xtal} | | -0.5 to 3.8 | V |
| | V _{DDO} | | -0.5 to 3.8 | V |
| Input Voltage Range | VI | XIN/XOUT | -0.3 to 1.3 | V |
| Latch-up Tolerance | LU | | JESD78 Compliant | |
| ESD Tolerance | НВМ | 100 pF, 1.5 kΩ | 2.0 | kV |
| Junction Temperature | T _{JCT} | | -55 to 125 | °C |
| Soldering Temperature | T _{PEAK} | | 260 | °C |
| Soldering Temperature Time at T _{PEAK} | T _P | | 20 to 40 | sec |

Table 5.13. Absolute Maximum Ratings^{1,2,3}

Notes:

1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. For more packaging information, go to www.silabs.com/support/quality/pages/RoHSInformation.aspx.

3. The device is compliant with JEDEC J-STD-020.

6. Pin Descriptions

6.1 Pin Descriptions (40-QFN)




Figure 6.1. 40-QFN


| Pin Number | Pin Name | Pin Type | Function |
|------------|-----------|----------|---|
| 1 | VDD_DIG | Ρ | Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL. |
| 2 | CLKIN_2 | I | These pins accept both differential and single-ended clock signals. Refer to |
| 3 | CLKIN_2b | I | Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_2 and CLKIN_2b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un- used". |
| 4 | VDD_XTAL | Р | Voltage supply for crystal oscillator. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG. |
| 5 | XA/CLKIN1 | I | Si5332A/B/C/D: |
| 6 | ХВ | 0 | These pins are used for an optional XTAL input when operating the device in asynchronous mode (i.e. free-run mode). Refer to Section 5. Electrical Specifications for recommended crystal specifications. |
| 7 | CLKIN_3 | I | These pins accept both differential and single-ended clock signals. Refer to |
| 8 | CLKIN_3b | I | Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_3 and CLKIN_3b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un-used". |
| 9 | VDDA | Р | Core Supply Voltage. Connect to 1.8–3.3 V. |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Must be connected to same voltage as VDD_DIG and VDD_XTAL. |
| 10 | INPUT1 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for. |
| 11 | SCLK | I | Serial Clock Input |
| | | | This pin functions as the serial clock input for I ² C. |
| | | | SCLK is a digital input internally referenced to VDD_DIG. SCLK must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG. |
| 12 | SDATA | I/O | Serial Data Interface |
| | | | This is the bidirectional data pin for the I ² C mode. |
| | | | SDA is a digital, open-drain, bi-directional pin internally referenced to VDD_DIG. SDA must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG. |
| 13 | OUT0b | 0 | Output Clock |
| 14 | OUTO | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |

Table 6.1. Si5332 Pin Descriptions (40-QFN)

| Pin Number | Pin Name | Pin Type | Function |
|------------|----------|----------|---|
| 15 | VDDO0 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT0 |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |
| 16 | OUT1b | 0 | Output Clock |
| 17 | OUT1 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 18 | VDDO1 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1 |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |
| 19 | INPUT2 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for. |
| 20 | INPUT3 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for. |
| 21 | OUT2b | 0 | Output Clock |
| 22 | OUT2 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 23 | OUT3b | 0 | Output Clock |
| 24 | OUT3 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 25 | VDDO2 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT2 and OUT3 |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |
| 26 | OUT4b | 0 | Output Clock |
| 27 | OUT4 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |

| Pin Number | Pin Name | Pin Type | Function |
|------------|----------|----------|---|
| 28 | VDDO3 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT4 and OUT5 |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |
| 29 | OUT5b | 0 | Output Clock |
| 30 | OUT5 | Ο | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 31 | INPUT4 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for. |
| 32 | INPUT5 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for. |
| 33 | VDDO4 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT6 |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |
| 34 | OUT6b | 0 | Output Clock |
| 35 | OUT6 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 36 | INPUT6 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for. |
| 37 | INPUT7 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to 3.7 Universal Hardware Pins for a list of definitions that hard- ware input pins can be used for. |
| 38 | OUT7b | 0 | Output Clock |
| 39 | OUT7 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 40 | VDDO5 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT7 |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |

| Pin Number | Pin Name | Pin Type | Function |
|------------|----------|----------|---|
| 41 | GND PAD | Р | Ground Pad |
| | | | This pad provides electrical and thermal connection to ground and must be connected for proper operation. |





| Pin Number | Pin Name | Pin Type | Function |
|------------|-----------|----------|--|
| 1 | VDD_DIG | Р | Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_XTAL. |
| 2 | CLKIN_2 | I | These pins accept both differential and single-ended clock signals. Refer to |
| 3 | CLKIN_2b | I | Section 3.4.2 Input Clocks for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_2 and CLKIN_2b inputs are un-used and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Un- used". |
| 4 | VDD_XTAL | Р | Voltage supply for crystal oscillator. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG. |
| 5 | XA/CLKIN1 | I | Si5332A/B/C/D |
| 6 | ХВ | 0 | These pins are used for an optional XTAL input when operating the device in asynchronous mode (i.e. free-run mode). Refer to Section 5. Electrical Specifications for recommended crystal specifications. |

| Pin Number | Pin Name | Pin Type | Function |
|------------|----------|----------|---|
| 7 | VDDA | Р | Core Supply Voltage. Connect to 1.8–3.3 V. |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Must be connected to same voltage as VDD_DIG and VDD_XTAL. |
| 8 | INPUT1 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for. |
| 9 | SCLK | I | Serial Clock Input |
| | | | This pin functions as the serial clock input for I ² C. |
| | | | SCLK is a digital input internally referenced to VDD_DIG. SCLK must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG. |
| 10 | SDATA | I/O | Serial Data Interface |
| | | | This is the bidirectional data pin for the I ² C mode. |
| | | | SDA is a digital, open-drain, bi-directional pin internally referenced to VDD_DIG. SDA must have an external pull-up resistor (I ² C bus pull-up) to same voltage as VDD_DIG. |
| 11 | OUT0b | 0 | Output Clock |
| 12 | Ουτο | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 13 | VDDO0 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT0 |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |
| 14 | OUT1b | 0 | Output Clock |
| 15 | OUT1 | 0 | These output clocks support a programmable signal swing & common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 16 | VDDO1 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT1 |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |
| 17 | INPUT2 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for. |

| Pin Number | Pin Name | Pin Type | Function | |
|------------|----------|----------|---|--|
| 18 | OUT2b | 0 | Output Clock | |
| 19 | OUT2 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. | |
| 20 | VDDO2 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT2 | |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. | |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. | |
| 21 | OUT3b | 0 | Output Clock | |
| 22 | OUT3 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. | |
| 23 | VDDO3 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT3 | |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. | |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. | |
| 24 | INPUT3 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuild Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for. | |
| 25 | VDDO4 | Р | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT4 | |
| | | | See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations. | |
| | | | Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. | |
| 26 | OUT4b | 0 | Output Clock | |
| 27 | OUT4 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. | |
| 28 | INPUT4 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for. | |
| 29 | INPUT5 | I/O | Universal HW pin. This hardware pin is user-definable through ClockBuilder Pro. Refer to Section 3.7 Universal Hardware Pins for a list of definitions that hardware input pins can be used for. | |

| Pin Number | Pin Name | Pin Type | Function |
|------------|----------|----------|---|
| 30 | OUT5b | 0 | Output Clock |
| 31 | OUT5 | 0 | These output clocks support a programmable signal swing and common mode voltage. Desired output signal format is configurable using register control. Termination recommendations are provided in 3.5.2 Differential Output Terminations and 3.5.3 LVCMOS Output Terminations. Unused outputs should be left unconnected. |
| 32 | VDDO5 | Ρ | Supply Voltage (1.8–3.3 V, or 1.5 V for CMOS only) for OUT5See the Si5332-AM1/2/3 Family Reference Manual for power supply filter- ing recommendations.Leave VDDOx pins of unused output drivers unconnected. An alternate op- tion is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption. |
| 33 | GND PAD | Ρ | Ground Pad This pad provides electrical and thermal connection to ground and must be connected for proper operation. |

7. Package Outline

7.1 Si5332 6x6mm 40-QFN Package Diagram

The figure below illustrates the package details for the Si5332A/B/C/D in 40-QFN. The table below lists the values for the dimensions shown in the illustration.




Figure 7.1. 40-Pin Quad Flat No-Lead (QFN)

| Table 7.1. | Package | Dimensions |
|------------|---------|------------|
|------------|---------|------------|


| Dimension | Min | Nom | Мах |
|-----------|----------|----------|------|
| A | 0.80 | 0.85 | 0.90 |
| A1 | 0.00 | 0.02 | 0.05 |
| b | 0.18 | 0.25 | 0.30 |
| D | | 6.00 BSC | |
| D2 | 4.35 | 4.50 | 4.65 |
| e | 0.50 BSC | | |
| E | 6.00 BSC | | |
| E2 | 4.35 | 4.50 | 4.65 |
| L | 0.30 | 0.40 | 0.50 |
| aaa | — | — | 0.15 |
| bbb | — | — | 0.15 |
| CCC | _ | _ | 0.08 |
| ddd | — | _ | 0.10 |
| eee | | | 0.05 |

Si5332 Automotive Grade Data Sheet Package Outline

| Dimension | Min | Nom | Мах | |
|--|-------|-----|-----|--|
| Notes: | otes: | | | |
| 1. All dimensions shown are in millimeters (mm) unless otherwise noted. | | | | |
| 2. Dimensioning and Tolerancing per ANSI Y14.5M-1994. | | | | |
| 3. This drawing conforms to the JEDEC Solid State Outline MO-220. | | | | |
| 4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. | | | | |

7.2 Si5332 5x5mm 32-QFN Package Diagram

The figure below illustrates the package details for the Si5332A/B/C/D 32-QFN option. The table below lists the values for the dimensions shown in the illustration.





| Table 7.2. | Package | Dimensions |
|------------|---------|------------|
|------------|---------|------------|

| Dimension | MIN | NOM | МАХ |
|-----------|----------|----------|------|
| A | 0.80 | 0.85 | 0.90 |
| A1 | 0.00 | 0.02 | 0.05 |
| A3 | | 0.20 REF | |
| b | 0.18 | 0.25 | 0.30 |
| D/E | 4.90 | 5.00 | 5.10 |
| D2/E2 | 3.40 | 3.50 | 3.60 |
| e | 0.50 BSC | | |
| L | 0.30 | 0.40 | 0.50 |
| К | 0.20 | | |
| R | 0.09 | | 0.14 |
| aaa | 0.15 | | |
| bbb | 0.10 | | |
| ССС | 0.10 | | |

| Dimension | MIN | NOM | MAX |
|-----------|------|------|-----|
| ddd | | 0.05 | |
| eee | 0.08 | | |
| fff | | 0.10 | |

Notes:

1. All dimensions shown are in millimeters (mm) unless otherwise noted.


2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

8. PCB Land Pattern

8.1 6x6mm 40-QFN Land Pattern








| Dimension | mm |
|-----------|----------|
| C1 | 5.90 |
| C2 | 5.90 |
| e | 0.50 BSC |
| X1 | 0.30 |
| Y1 | 0.85 |
| X2 | 4.65 |
| Y2 | 4.65 |

| Dimension | mm |
|--|--|
| Notes: General | |
| 1. All dimensions shown are in millimeters (mm) unless otherwise | e noted. |
| 2. This Land Pattern Design is based on the IPC-7351 guidelines Solder Mask Design | |
| 1. All metal pads are to be non-solder mask defined (NSMD). Cle minimum, all the way around the pad. Stencil Design | arance between the solder mask and the metal pad is to be 60 μm |
| 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release 2. The stencil thickness should be 0.125 mm (5 mils). | |
| 3. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads. | |
| 4. The stencil aperture to land pad size recommendation is 70% paste coverage. Card Assembly | |
| 1. A No-Clean, Type-3 solder paste is recommended. | |
| 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. | |

8.2 5x5mm 32-QFN Land Pattern

The figure below illustrates the PCB land pattern details for Si5332 in 32-QFN package. The table below lists the values for the dimensions shown in the illustration.





| Table 8.2. P | CB Land Pattern | Dimensions |
|--------------|-----------------|------------|
|--------------|-----------------|------------|

| Dimension | mm |
|-----------|----------|
| C1 | 4.90 |
| C2 | 4.90 |
| e | 0.50 BSC |
| X1 | 0.30 |
| Y1 | 0.85 |
| X2 | 3.60 |
| Y2 | 3.60 |

| Dimension | mm |
|--|--|
| Notes: General | |
| 1. All dimensions shown are in millimeters (mm) unless otherwise | e noted. |
| 2. This Land Pattern Design is based on the IPC-7351 guidelines Solder Mask Design | |
| 1. All metal pads are to be non-solder mask defined (NSMD). Cle minimum, all the way around the pad. Stencil Design | arance between the solder mask and the metal pad is to be 60 μm |
| 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release 2. The stencil thickness should be 0.125 mm (5 mils). | |
| 3. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads. | |
| 4. The stencil aperture to land pad size recommendation is 70% paste coverage. Card Assembly | |
| 1. A No-Clean, Type-3 solder paste is recommended. | |
| 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components. | |

9. Top Marking




Figure 9.1. Si5332 Top Marking

| Table 9.1. Top Markin | ig Explanation |
|-----------------------|----------------|
|-----------------------|----------------|

| Line | Characters | Description |
|------|------------|---|
| 1 | Si5332g | Si5332 = Base part number |
| | | g = Device Grade (A, B, C, D) |
| 2 | R-AMp | R = Product revision (see Ordering Guide for current revision) |
| | | - = Dash character |
| | | AM = Automotive grade temperature range (-40 °C to +105 °C) and Package (QFN) |
| | | p = Package Size |
| | | • 1 = 6-output, 32-pin QFN |
| | | • 2 = 8-output, 40-pin QFN |
| | RxxxxA | R = product revision |
| | | xxxxx = Customer specific NVM sequence number. NVM code assigned for custom, factory pre-programmed devices using ClockBuilder Pro. |
| | | See Ordering Guide for more information. |
| 3 | ттттт | Manufacturing trace code |
| 4 | YYWW | Year (YY) and work week (WW) of package assembly |

10. Document Change List

Revision 1.0


July, 2020

- Added AEC-Q100 qualified.
- Updated Stencil Design notes in 8. PCB Land Pattern.

Revision 0.7

September, 2019

· Initial release.



Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required, or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs product shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such weapons.

Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, Gecko®, Gecko OS, Gecko OS, Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA

http://www.silabs.com

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Silicon Laboratories:

 SI5332D-D-AM3
 SI5332A-D-AM2R
 SI5332D-D-AM2R
 SI5332B-D-AM2
 SI5332D-D-AM2
 SI5332A-D-AM3

 SI5332C-D-AM1R
 SI5332D-D-AM1R
 SI5332D-D-AM1
 SI5332A-D-AM2
 SI5332C-D-AM2R
 SI5332C-D-AM3R

 SI5332A-D-AM3R
 SI5332D-D-AM1
 SI5332B-D-AM1
 SI5332B-D-AM2
 SI5332C-D-AM2R
 SI5332C-D-AM3R

 SI5332A-D-AM3R
 SI5332D-D-AM3
 SI5332B-D-AM1
 SI5332B-D-AM3
 SI5332A-D-AM1
 SI5332C-D-AM1

 AM2
 SI5332D-D-AM1R
 SI5332B-D-AM1
 SI5332B-D-AM3R
 SI5332B-D-AM1
 SI5332B-D-AM3R

 SI5332D-D-AM1R
 SI5332DD11324-AM1
 SI5332B-D-AM2R
 SI5332B-D-AM3R
 SI5332BD11185-AM1

 SI5332AD11188-AM2
 SI5332D-D-AM3R
 SI5332DD11187-AM1
 SI5332DD11191-AM2
 SI5332BD11086-AM2

 SI5332CD11190-AM2
 SI5332BD11189-AM2
 SI5332BD11403-AM2
 SI5332AD10970-AM1

 SI5332AD10971-AM2
 SI5332AD11184-AM1
 SI5332CD11186-AM1
 SI5332AD10970-AM1R